回答

收藏

高速全差分放大器设计

其他 其他 742 人阅读 | 0 人回复 | 2022-09-27

Abstract: We have designed a fully differential high-speed high-precision amplifier with a fixed gain of 8. Our two design criterion were that of (a) using a power budget of 20mW minimizing the settling time and (b) to target a 0.5% large-signal settling time of 20ns, with the aim to minimize the power consumption. Our Circuit achieves a differential output swing of 2Volts, with a power supply of 3V. Internally the amplifier is a foldedcascode stage and uses common mode feedback, to stabilize the output. Simulation with Cadence? Spectre? have been included in the term report.


高速全差分放大器设计.pdf

463.55 KB, 下载次数: 0

分享到:
回复

使用道具 举报

您需要登录后才可以回帖 注册/登录

本版积分规则

关闭

站长推荐上一条 /3 下一条